

10/559379

IAP16 Rec'd PCT/PTO 06 DEC 2005

CAPACITIVE MEASURING SENSOR AND ASSOCIATED MEASURINGMETHODTechnical field of the invention

This invention relates to a capacitive measuring sensor and a capacitive sensor measuring method.

The invention applies to microsystems including a capacitive sensor and an electronic unit for 5 measurement and actuation of the sensor, such as, for example, capacitive accelerometers.

According to the prior art, a capacitive sensor includes at least one capacitor having at least one mobile plate. The movement of the mobile plate(s) of 10 the capacitive sensor causes a variation in the measured capacitance.

The measuring sensitivity of a capacitive sensor is dependent on the relative position of the plates at the beginning of the measurement. However, with respect 15 to an optimal starting position (rest position), the plates of a sensor subjected to a plurality of deformations can be found, at the end of a given time period, significantly offset with respect to one another. It is thus necessary to expose the plates to

an actuation voltage in order to urge them to return to their rest position.

The amplitudes of the voltages applied to the capacitive sensors are generally low for carrying out 5 measurements (for example, 1V) and higher for repositioning the plates (for example, 4V).

There are different ways in which to perform the measurement and actuation of a capacitive sensor in a given time interval.

10 A first way consists of splitting the time interval into a measurement period and an actuation period. The actuation period is then generally longer than the measurement period, which imposes a speed constraint, and, therefore, a consumption constraint on 15 the read-out circuit.

A second way consists of carrying out a spatial separation of the sensor so as to have electrodes dedicated to the measurement and electrodes dedicated to the actuation. For a given sensor size, it amounts 20 to reducing the size of the sensitive element with respect to a drive portion and, consequently, to reducing the signal dynamic. This results in a degradation in the measurement performance in terms of noise. This degradation must then be compensated by a 25 noise-optimised electronic measurement unit.

A third way consists of performing a frequency separation of the measurement and actuation functions. Typically, the measurements are performed by sinusoidal excitation and synchronous demodulation and the 30 actuation is performed by a DC voltage. The circuit is

thus particularly complex and leads to an increase in consumption.

The invention does not have the disadvantages mentioned above.

5

Description of the invention

Indeed, the invention relates to a capacitive sensor including at least one measuring capacitor having a first plate and a second plate, of which at 10 least one plate is a mobile plate capable of moving with respect to a rest position when, in a measuring phase, a measuring voltage is applied between the first and second plates, characterised in that it includes means for applying, simultaneously to the measuring 15 voltage, between the first and second plates, an actuation voltage capable of bringing the first and second plates to a position substantially equal to the rest position.

According to an additional feature of the 20 invention, the means for applying, in a measuring phase, an actuation voltage to a plate of the measuring capacitor include:

- a first switch having a first terminal connected to the first plate of the measuring capacitor and a 25 second terminal connected to a first voltage  $V_h$ , which first switch is controlled by a first clock signal, and - a second switch having a first terminal connected to the second plate of the measuring capacitor and a second terminal connected to a first 30 operation voltage  $V_{p1}$  so that:

$$V_{p1} = V_{dd} + V_a$$

where  $V_a$  is the actuation voltage and  $V_{dd}$  is a second voltage, which second switch is controlled by a 5 second additional clock signal and not overlapping the first clock signal, and

- a third switch having a first terminal connected to the second plate of the measuring capacitor and a second terminal connected to a second operation voltage 10  $V_{p2}$  so that:

$$V_{p2} = V_{ref} + V_a,$$

where  $V_{ref}$  is a reference voltage,  
15 which third switch is controlled by the first clock signal.

According to a first embodiment of the invention, the second plate of the measuring capacitor is connected to the first terminal of a fourth switch of 20 which the second terminal is connected to the inverting input of an operational amplifier of which the supply voltage is the second voltage  $V_{dd}$  and of which the non-inverting input is connected to the reference voltage  $V_{ref}$ , wherein the fourth switch is controlled by the 25 second clock signal, a fifth switch and a negative feedback capacitance are mounted parallel between the inverting input and the output of the operational amplifier, and the fifth switch is controlled by the first clock signal.

According to another embodiment of the invention, 30 the second plate of the measuring capacitor is

connected to a first plate of an insulation capacitor of which the second plate is connected to the inverting input of an operational amplifier, wherein a fourth switch controlled by the second clock signal has a 5 first terminal connected to the first plate of the insulation capacitor, a fifth switch controlled by the first clock signal has a first terminal connected to the second plate of the insulation capacitor, the fourth and fifth switches have their second terminals connected to one another and to a first plate of a negative feedback capacitor, of which the second 10 terminal is connected to the output of the operational amplifier, wherein a sixth switch controlled by the first clock signal is mounted parallel with respect to the negative feedback capacitor, the operational amplifier has a non-inverting input connected to the reference voltage  $V_{ref}$  of lower amplitude than the amplitude of the first voltage  $V_h$ , and the second voltage  $V_{dd}$  is the supply voltage of the operational 15 amplifier.

20

According to yet another embodiment of the invention, the second plate of the measuring capacitor is connected to a first plate of an insulation capacitor of which the second plate is connected to the 25 inverting input of an operational amplifier, wherein a fourth switch controlled by the second clock signal has a first terminal connected to the first plate of the insulation capacitor, a fifth switch controlled by the first clock signal has a terminal connected to the second plate of the insulation capacitor, the fourth and fifth switches have their second terminals 30

connected to one another, a negative feedback capacitor has a first plate connected to the second terminals of the fourth and fifth switches by means of a sixth switch controlled by the second clock signal, and to 5 the first voltage  $V_h$  by means of a seventh switch controlled by the first clock signal, and a second plate connected to the reference voltage  $V_{ref}$  by means of an eighth switch controlled by the first clock signal, and to the output of an operational amplifier 10 by means of a ninth switch controlled by the second clock signal, wherein a tenth switch controlled by the first clock signal has a first terminal connected to the second terminals of the fourth and fifth switches and a second terminal connected to the output of the 15 operational amplifier of which the non-inverting input is connected to the reference voltage  $V_{ref}$ , and the second voltage  $V_{dd}$  is the supply voltage of the operational amplifier.

The invention also relates to a measuring method 20 with the help of a capacitive sensor including at least one measuring capacitor having a first and a second plate of which at least one plate is a mobile plate capable of moving, with respect to a rest position, when a measuring voltage is applied between the first 25 and second plates, characterised in that it includes, simultaneously to the application of a measuring voltage between the first and second plates, the application, between said first and second plates, of an actuation voltage capable of bringing the first and 30 second plates to a position substantially equal to the rest position.

The invention is based on the principle of switched capacitors and enables the disadvantages of the techniques of the prior art described above to be avoided. Its general principle is to adjust the 5 voltages for charging and discharging a measuring capacitor in the direction required by the actuation, so as to simultaneously perform the actuation and the measurement.

10 Brief description of the figures

Other features and advantages of the invention will appear in the description of a preferred embodiment with reference to the appended figures in which:

15 - figure 1 shows a capacitive measuring sensor according to the invention;

- figure 2A shows clock voltages applied to a capacitive measuring sensor according to the invention;

- figure 2B shows potentials applied, for the 20 measurement and/or for the actuation, to a capacitor plate for measurement of the capacitive sensor according to the invention;

- figure 2C shows the change in voltage at the terminals of a measuring capacitor of a capacitive 25 sensor according to the invention;

- figure 2D shows the voltage at the output of a capacitive measuring sensor according to the invention;

- figure 3 shows a first improvement of the capacitive measuring sensor according to the invention;

30 - figure 4 shows a second improvement of the capacitive measuring sensor according to the invention.

In all of the figures, the same references are used to designate the same elements.

Detailed description of embodiments of the invention

5 Figure 1 shows a capacitive sensor according to the invention.

The capacitive sensor includes a measuring capacitor  $C_m$  having at least one mobile plate, five switches  $I_1$ ,  $I_2$ ,  $I_3$ ,  $I_4$ ,  $I_5$ , a negative feedback capacitor  $C_1$  and an operational amplifier  $A$ .

10 The switch  $I_1$  has a first terminal connected to a first plate of the capacitor  $C_m$  and a second terminal connected to a first voltage  $V_h$  which is equal, for example, to  $V_{dd}/2$ , where  $V_{dd}$  is the supply voltage of the circuit. The switch  $I_1$  is controlled by a clock signal  $H_1$ .

15 The switches  $I_2$  and  $I_3$  have a first common terminal connected to a second plate of the measuring capacitor  $C_m$ , the switch  $I_2$  having its second terminal connected to a voltage  $V_{p1}$  and the switch  $I_3$  having its second terminal connected to a voltage  $V_{p2}$ . The switches  $I_2$  and  $I_3$  are controlled by respective clock signals  $H_2$  and  $H_1$ .

20 The clock signals  $H_1$  and  $H_2$  are complementary non-overlapping voltage windows having for high level, for example, the supply voltage  $V_{dd}$  and for low level, for example, the ground which can be equal to 0V. When the clock signal  $H_1$  is high, the clock signal  $H_2$  is low, and conversely (cf. figure 2A).

25 The switch  $I_4$  has a first terminal connected to the first plate of the measurement plate  $C_m$  and a

second terminal connected to the inverting input of the operational amplifier A of which the non-inverting input is connected to the reference voltage  $V_{ref}$ . The switch I4 is controlled by the clock signal H2. The 5 operational amplifier A is supplied by the voltage  $V_{dd}$ .

The switch I5 has a first terminal connected to the inverting input of the operational amplifier A of which the output is connected to the second terminal of the switch I5. The capacitor C1 has a first plate 10 connected to the inverting input of the operational amplifier and a second plate connected to the output of the operational amplifier. The switch I5 is controlled by the clock signal H1.

When the clock signal H1 is high (and therefore 15 the clock signal H2 is low), the switches I1, I3 and I5 are closed and the switches I2 and I4 are open. The difference in potential at the terminals of the capacitor  $C_m$  is thus written:

20 
$$V_{Cm1} = V_{p2} - V_h$$

The inverting input of the amplifier A is insulated from the capacitor  $C_m$  (switch I4 open). The operational amplifier A is then in follower mode 25 (switch I5 closed). The output of the operational amplifier A is stabilized approximately at the  $V_{ref}$  voltage.

When the clock signal H2 is high (and therefore the clock signal H1 is low), the switches I1, I3 and I5 30 are open and the switches I2 and I4 are closed. The first plate of the measuring capacitor  $C_m$  is virtually

brought to the reference voltage  $V_{ref}$  (switch  $I_4$  closed) and the second plate is brought to the potential  $V_{p1}$  so that the difference in potential that appears at the terminals of the capacitor  $C_m$  is written:

5

$$V_{Cm2} = V_{p1} - V_{ref}$$

From one clock level to the other, the balance of charges  $\Delta Q$  delivered by the capacitor  $C_m$  is thus 10 written:

$$\Delta Q = C_m (V_{Cm2} - V_{Cm1}), \text{ that is}$$

$$\Delta Q = C_m (V_{p1} - V_{p2}) + C_m (V_h - V_{ref})$$

15 In general,  $V_h = V_{ref}$  where

$$\Delta Q = C_m (V_{p1} - V_{p2})$$

The voltage change  $\Delta V_{out}$  at the output of the 20 operational amplifier is written:

$$\Delta V_{out} = \Delta Q / C_1$$

With  $V_a$  being the value of the desired actuation 25 voltage, by setting the voltages  $V_{p2}$  and  $V_{p1}$  as follows:

$$V_{p2} = V_{ref} + V_a, \text{ and}$$

$$V_{p1} = V_{dd} + V_a,$$

30 it becomes:

$$\Delta V_{out} = C_m (V_{dd} - V_{ref}) / C_1$$

Advantageously, the voltage measured at the output of the capacitive sensor varies linearly as a function 5 of the capacitance of the measuring capacitor and is not dependent on the actuation voltage  $V_a$ .

Measurements can thus be carried out when an actuation voltage is applied.

As mentioned above, when the clock signal  $H_1$  is 10 high, the voltage at the terminals of the capacitor  $C_m$  is written:

$$V_{Cm1} = V_{p2} - V_h$$

15 Similarly, when the clock signal  $H_2$  is high, the voltage at the terminals of the capacitor  $C_m$  is written:

$$V_{Cm2} = V_{p1} - V_{ref}$$

20 However:

$$V_{p2} = V_{ref} + V_a, \text{ and}$$

$$V_{p1} = V_{dd} + V_a$$

25 It follows that, if  $V_h = V_{ref}$ :

$$V_{Cm1} = V_a, \text{ and}$$

$$V_{Cm2} = V_a + V_{dd} - V_{ref}$$

30 The voltage applied to the terminals of the capacitor  $C_m$  therefore does not have a constant value.

It has been noted that this has no adverse effects on the operation of the capacitive sensor.

An example of the operation of the capacitive sensor according to the invention is given in figures 5 2A to 2D:

- figure 2A shows the clock voltages H1 and H2;
- figure 2B shows a change in potentials Vp1 and Vp2;

- figure 2C shows the change in the voltage V<sub>Cm</sub> at 10 the terminals of the measuring capacitor;

- figure 2D shows the voltage at the output of the capacitive sensor.

As a non-limiting example, the values of the voltages V<sub>dd</sub> and V<sub>a</sub> can be:

15

$$V_{dd} = 3,3V, \text{ and}$$
$$V_a = 4V$$

The clock signals H1 and H2 are thus complementary 20 voltage windows that change between 3,3V (V<sub>dd</sub>) and zero volt (cf. figure 2A). The voltages V<sub>h</sub> and V<sub>ref</sub> are equal to 1,65V (V<sub>dd</sub>/2). The actuation voltage equal to 4V is applied from t=0 to t=t<sub>1</sub>. The voltages V<sub>p2</sub> and V<sub>p1</sub> are then equal to 5,65V and 7,3V, respectively. 25 Beyond t=t<sub>1</sub>, no actuation voltage is applied.

In some applications, the voltage V<sub>h</sub> which is applied at the clock signal H1 rate to the first plate of the capacitor C<sub>m</sub> and, consequently, to the inverting input of the operational amplifier A, can reach values 30 high enough to damage the operational amplifier A. This is the case, for example, when the sensor, by virtue of

its design, requires a high polarisation at its electrode, or when the configuration of the circuit in which the sensor is included causes this electrode to be exposed to a high voltage. It is then necessary to 5 protect the inverting input of the operational amplifier.

Figure 3 shows a first circuit according to the invention enabling the inverting input of the operational amplifier to be protected from the 10 application of an excessively high reference voltage.

The first plate of the capacitor  $C_m$  is in this case connected to the inverting input of the operational amplifier A by means of an insulation capacitor  $C_2$ . A fourth switch  $I_a$  has a first terminal 15 connected to the first plate of the capacitor  $C_m$  and to a first terminal of the capacitor  $C_2$ . A fifth switch  $I_b$  has a first terminal connected to the second plate of the capacitor  $C_2$  and to the second terminal of the switch  $I_a$ . The common terminal of the switches  $I_a$  and 20  $I_b$  is connected to the first plate of the capacitor  $C_1$  and to the first terminal of a switch  $I_c$  of which the second terminal is connected to the output of the operational amplifier A. The clock signal  $H_2$  controls the switch  $I_a$  and the clock signal  $H_1$  controls the 25 switch  $I_b$ . A reference voltage  $V_{ref}$ , of lower amplitude than that of the high voltage  $V_h$  which is applied to the second terminal of the switch  $I_1$ , is applied to the non-inverting input (+) of the operational amplifier A. The voltage  $V_{dd}$  is also applied as a supply voltage of 30 the operational amplifier A.

When the clock signal H1 controls the closure of the switch I1, the switch Ib is also closed and the switch Ia is open. The inverting input of the amplifier A, insulated from the high voltage Vh, is brought to 5 the potential Vref.

When the clock signal H1 controls the opening of the switch I1, the switch Ib is also open and the switch Ia is closed. The first plate of the capacitor Cm is then connected to the first plate of the 10 capacitor C1 of which the potential is equal to the high voltage Vh. The switch Ib, which is open, protects the inverting input from the application of the potential Vh.

In every case, the inverting input of the 15 operational amplifier A is thus protected from the high voltage Vh. The circuit according to the improvement of figure 3 also has the advantage of being freed from the offset voltage of the operational amplifier A and of multiplying the actual gain of the latter.

The circuit shown in figure 3, however, has the 20 disadvantage of transferring the high voltage Vh to the voltage swing at the output of the operational amplifier. Indeed, when the clock H1 is active, the capacitor C1 is discharged. The voltage at its 25 terminals is therefore zero. When the clock H2 is active, by means of the capacitor C2, the voltage Vh is imposed on one of its electrodes. As the capacitor C1 is initially discharged, the voltage Vh is also found at its second electrode, increased by a voltage 30 corresponding to the charge coming from the capacitor Cm.

The circuit shown in figure 4 enables this other disadvantage to be eliminated. In addition to the components shown in figure 3, the circuit shown in figure 4 includes four additional switches  $I_d$ ,  $I_e$ ,  $I_f$ ,  
5  $I_g$ . The capacitor  $C_1$  is not in this case mounted directly parallel with respect to the switch  $I_c$ , as is the case in figure 3. The first plate of the capacitor  $C_1$  is connected to a first terminal of the switch  $I_d$  and to a first terminal of the switch  $I_e$ , while the  
10 second terminal of the switch  $I_d$  is connected to the terminal common to the switches  $I_a$  and  $I_b$ , and the second terminal of the switch  $I_e$  is connected to the high voltage  $V_h$ . Moreover, the second plate of the capacitor  $C_1$  is connected to a first terminal of the  
15 switch  $I_f$  and to a first terminal of the switch  $I_g$ , while the second terminal of the switch  $I_f$  is connected to the reference voltage  $V_{ref}$  and the second terminal of the switch  $I_g$  is connected to the output of the operational amplifier A. The switches  $I_e$  and  $I_f$  are  
20 controlled by the clock signal  $H_1$  and the switches  $I_d$  and  $I_g$  are controlled by the clock signal  $H_2$ .

When the clock signal  $H_1$  is active (switches  $I_1$ ,  
25  $I_3$ ,  $I_c$ ,  $I_b$ ,  $I_e$ ,  $I_f$  closed and switches  $I_2$ ,  $I_a$ ,  $I_d$ ,  $I_g$  open), the capacitor  $C_1$  is charged between the high voltage  $V_h$  and the reference voltage  $V_{ref}$ . The operational amplifier is in follower mode. The output voltage of the operational amplifier is therefore substantially equal to  $V_{ref}$ .

When the clock  $H_2$  is active (switches  $I_1$ ,  $I_3$ ,  $I_c$ ,  
30  $I_b$ ,  $I_e$ ,  $I_f$  open and switches  $I_2$ ,  $I_a$ ,  $I_d$ ,  $I_g$  closed), the capacitor  $C_1$  is connected between the output of the

operational amplifier A and the first plate of the capacitor Cm. The first plate of the capacitor C1 is brought to the potential Vh by means of the capacitor C2, with the second plate of the capacitor C1 remaining 5 at the potential Vref due to the precharge between the voltages Vh and Vref, implemented when the clock H1 was active (cf. above). Thus, the output of the operational amplifier A undergoes a voltage change that is due only to the charges coming from the capacitor Cm and not to 10 the high voltage Vh.

The capacitive measuring sensor according to the invention described in figures 3 to 5 includes, by way of example, a single measuring capacitor. It is clear to a person skilled in the art that the invention can 15 also be applied to capacitive sensors including a plurality of measuring capacitors such as, for example, capacitive sensors with two capacitors having a common plate.